

10. Fan-Out Packaging and Chiplet Heterogeneous Integration

Course Leaders: John Lau - Unimicron

Course Description:

Fan-out wafer/panel-level packaging has been getting lots of tractions since TSMC used their integrated fan-out to package the application processor chipset for the iPhone 7. In this lecture, the following topics will be presented and discussed. Emphasis is placed on the fundamentals and latest developments of these areas in the past few years. Their future trends will also be explored. Chiplet is a chip design method and heterogeneous integration (HI) is a chip packaging method. HI uses packaging technology to integrate dissimilar chips, photonic devices, and/or components (either side-by-side, stacked, or both) with varied sizes and functions, and from different fabless design houses, foundries, wafer sizes, and feature sizes into a system or subsystem on a common package substrate. For the next few years, we will see more implementations of a higher level of chiplet designs and HI packaging, whether it is for time-to-market, performance, form factor, power consumption or cost. In this lecture, the introduction, recent advances, and trends in chiplet design and HI packaging will be presented.

Course Outline:

1. Formation of FOWLP: (a) Chip-First (Face-Down), (b) Chip-First (Face-Up), and (c) Chip-Last Fabrication of Redistribution Layers (RDLs) Formation of FOPLP: (a) Chip-First (Face-Down), (b) Chip-First (Face-Up), and (c) Chip-Last
2. TSMC InFO: (a) InFO-PoP, and (b) InFO_AiP Driven by 5G mmWave
3. Samsung PLP: (a) PoP for SmartWatches and (b) SiP SbS for Smartphones
4. Warpages: (a) Warpage Types and (b) Allowable of Warpages
5. Reliability of FOWLP and FOPLP: (a) Thermal-Cycling and (b) Drop Course Outline 8 Many examples on FOWLP and FOPLP
6. Chiplet Design and Heterogeneous Integration (HI) Packaging vs. System-on-Chip (SoC) Advantages and Disadvantages of Chiplet Design and HI Packaging Course Outline 11 Many examples on Chiplet Design and HI Packaging
7. Chiplets Lateral Interconnects (Bridges) and many examples
8. Chiplet Design and HI Packaging on Organic Substrates (SiP): many examples
9. Chiplet Design and HI Packaging on Silicon Substrates (TSV-Interposers): many examples
10. Chiplet Design and HI Packaging on Fan-Out RDL Substrate: many examples
11. Assembly Technologies for Chiplet Design and HI Packaging

Who Should Attend: If you are involved with any aspect of the electronics industry, you should attend this course. The lectures are based on the publications by many distinguish authors and the books (by the lecturer) such as Fan-Out Wafer-Level Packaging (Springer, 2018) and Chiplet Design and Heterogeneous Integration Packaging (Springer, 2023).

John H Lau has more than 40 years of R&D and manufacturing experience in semiconductor packaging and SMT assembly, John has published more than 500 peer-reviewed papers, 30 issued and pending US patents, and 21 textbooks on, e.g., Advanced MEMS Packaging (McGraw-Hill, 2010), Reliability of RoHS compliant 2D & 3D IC Interconnects (McGraw-Hill, 2011), Through-Silicon Via (TSV) for 3D Integration (McGraw-Hill, 2013), 3D IC Integration and Packaging (McGraw-Hill, 2016), Fan-Out Wafer-Level Packaging (Springer, 2018), Heterogeneous Integrations (Springer 2019). Assembly and Reliability of Lead-Free Solder Joints (Springer 2020), and Semiconductor Advanced Packaging (Springer, 2021). John is an elected IEEE Fellow, IMAPS Fellow, and ASME Fellow.